# III B.Tech - II Semester (20EC6732) BASICS OF PLD'S AND MEMORIES (Minors)

| Int. Marks | Ext. Marks | <b>Total Marks</b> | L | T | P | C |
|------------|------------|--------------------|---|---|---|---|
| 30         | 70         | 100                | 3 | 1 | _ | 4 |

**Pre-Requisites: Digital Electronics** 

## **Course Objectives:**

- To provide an overview of system design approach using programmable logic devices.
- To understand the fundamentals and concepts of Non-Volatile and Volatile Memories.
- To learn the methods and techniques of FPGA design with EDA tools.
- To design the different circuits using PLDs.

### **UNIT-I:** Evolution of Programmable Logic Devices

Introduction to AND-OR structured Programmable Logic Devices PROM, PLA, PAL and MPGAs; Combinational and sequential circuit realization using PROM based Programmable Logic Element (PLE); Architecture of FPAD, FPLA, FPLS and FPID devices. CPLD-Architecture, Xilinx CPLDs- Altera CPLDs.

#### **UNIT-II: Non-Volatile Memories**

ROM: Internal structure, 2D-Decoding, Commercial ROM types, timing and applications. Masked ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Floating Gate EPROM Cell, OTP EPROM, EEPROMs, Flash Memories.

#### **UNIT-III: Volatile Memories**

Static RAM: Cell Structures, timing, standard synchronous SRAM, MOS SRAM: Architecture, Cell and Peripheral Circuit, Bipolar SRAM, Advanced SRAM Architectures, Application Specific SRAMs. Dynamic RAM: Internal structure, timing, synchronous DRAM, MOS DRAM Cell, Advanced DRAM, Design and Architecture, Application Specific DRAMs. Comparison of SRAM and DRAM.

### **UNIT-IV: FPGA Technology**

FPGA resources - Logic Blocks and Interconnection Resources; Economics and applications of FPGAs; Implementation Process for FPGAs Programming Technologies - Static RAM Programming, Anti Fuse Programming, EPROM and EEPROM Programming Technology; Commercially available FPGAs - Xilinx FPGAs, Altera FPGAs; FPGA Design Flow Example - Initial Design Entry, Translation to XNF Format, Partitioning, Place and Route, Performance Calculation and Design Verification.

#### **UNIT-V: Circuit Design using PLDs**

Design procedure for sequential circuits-design example, Code converter, Design of Iterative circuits, Design of a comparator, Design of sequential circuits using ROMs and PLAs, Sequential circuit design using CPLDs, Sequential circuit design using FPGAs, Simulation and testing of Sequential circuits, Overview of computer Aided Design.

#### **Course Outcomes:**

After successful completion of the course, the students can be able to:

| S. No | Course Outcome  | BTL |
|-------|---|-----|
| 1.    | Expose the design approaches using ROMs, PALs and PLAs.     | L3  |
| 2.    | Understand the concepts and types of Non-volatile Memories. | L2  |
| 3.    | Understand the concepts and types of Volatile Memories.     | L2  |
| 4.    | Provide exposure to various FPGAS available in market.      | L3  |
| 5.    | Design the different circuits using PLDs.                   | L4  |

#### Correlation of COs with POs & PSOs:

| continuon or cos with 1 os to 1 sost |     |     |     |     |     |     |            |     |     |      |      |             |      |                  |
|--------------------------------------|-----|-----|-----|-----|-----|-----|------------|-----|-----|------|------|-------------|------|------------------|
| CO                                   | PO1 | PO2 | PO3 | PO4 | PO5 | PO6 | <b>PO7</b> | PO8 | PO9 | PO10 | PO11 | <b>PO12</b> | PSO1 | PSO <sub>2</sub> |
| CO 1                                 | 2   | 2   | 1   | -   | -   | -   | -          | -   | -   | -    | -    | -           | 3    | -                |
| CO 2                                 | 3   | -   | 1   | -   | -   | -   | -          | -   | -   | -    | -    | 1           | 1    | -                |
| CO 3                                 | 2   | -   | 1   | -   | -   | -   | -          | -   | -   | -    | -    | 1           | 2    | -                |
| CO 4                                 | 2   | -   | 1   | -   | -   | -   | -          | -   | -   | -    | -    | 2           | 1    | -                |
| CO 5                                 | 3   | 2   | 3   | -   | -   | -   | -          | -   | -   | -    | -    | -           | 3    | -                |

#### **Text Books:**

- 1. Digital System Design using programmable logic devices- Parag K.Lala, BS publications, 2003.
- 2. Digital Design, Principles & Practices John F. Wakerly, PHI/ Pearson Education Asia, 3<sup>rd</sup> Edition, 2005.
- 3. Semiconductor Memories: Technology, Testing and Reliability Ashok K. Sharma PHI, 2014.

#### **Reference Books:**

- 1. Digital Electronics and design with VHDL –Volnei A. Pedroni, Elsevier publications.
- 2. Fundamentals of Digital logic design with VHDL Stephen Brown & Zvonko Vranesic, Tata McGraw Hill, 3<sup>rd</sup> Edition.
- 3. FPGA based System Design Wayne Wolf, Verlag: Prentice Hall, 1st Edition, 2004.